

FIG.4A

DATA LINE	DRIVE SIGNAL	STATE		GATE OUTPUT
Dn	Н	ОК	Н	Н
Dn+1	н	ОК	Н	

FIG.4B

DATA LINE	DRIVE SIGNAL	STATE		GATE OUTPUT
Dn	Н	ОК	Н	
Dn+1	Н	DISCONNECTION	L	L

FIG.4C

DATA LINE	DRIVE SIGNAL	STATE		GATE OUTPUT
Dn	Н	DISCONNECTION	L	
Dn+1	Н	ок	Н	

FIG.4D

DATA LINE	DRIVE SIGNAL	STATE		GATE OUTPUT
Dn	Н	DISCONNECTION	L	•
Dn+1	Н	DISCONNECTION	L	




FIG.6A

DATA LINE	DRIVE SIGNAL	STATE		GATE OUTPUT
Dn	L	ОК	L	ы
Dn+1	L	ОК	L	

F I G . 6 B

DATA LINE	DRIVE SIGNAL	STATE		GATE OUTPUT
Dn	L	ОК	L	•
Dn+1	L	DISCONNECTION	Н	

FIG.6C

DATA LINE	DRIVE SIGNAL	STATE	GATE INPUT	GATE OUTPUT
Dn	L	DISCONNECTION	Н	
Dn+1	L	ОК	L	_

FIG.6D

DATA LINE	DRIVE SIGNAL	STATE	GATE INPUT	GATE OUTPUT
Dn	. L	DISCONNECTION	Н	
Dn+1	L	DISCONNECTION	Н	




FIG.8A

DATA LINE	DRIVE SIGNAL	SŢATE	GATE INPUT	GATE OUTPUT
Dn	Н	ОК	.H	н
Dn+1	L	OĶ	L	

FIG.8B

DATA LINE	DRIVE SIGNAL	STATE	GA INI	TE PUT	GATE OUTPUT
Dn	H	SHORT-CIRCUIT	الا	H	7
Dn+1	L	(BETWEEN Data Lines)	L	Н	L .

FIG.8C

DATA LINE	DRIVE SIGNAL	STATE	GATE INPUT	GATE OUTPUT
Dn	Ι	OK.	H	1
Dn+1	L	SHORT-CIRCUIT (H)	Н	L .

FIG.8D

DATA LINE	DRIVE SIGNAL	STATE	GATE INPUT	GATE OUTPUT
Dn	Ξ	ОК	Н	Н
Dn+1	L	SHORT-CIRCUIT	L] ']

FIG.8E

DATA LINE	DRIVE SIGNAL	STATE	GATE INPUT	GATE OUTPUT
Dn	H	SHORT-CIRCUIT (H)	I	н
Dn+1	L	ОК	L	''

FIG.8F

DATA LINE	DRIVE SIGNAL	STATE	GATE INPUT	GATE OUTPUT
Dn	Н	SHORT-CIRCUIT (L)	L	1
Dn+1	L	ОК	L	L

FIG.8G

DATA LINE	DRIVE SIGNAL	STATE	GATE INPUT	GATE OUTPUT
Dn	L	ОК	L	L
Dn+1	Н	ОК	Н	

FIG.8H

DA TA LINE	DRIVE SIGNAL	STATE	GA INI	TE PUT	GATE OUTPUT
,Dn	١	SHORT-CIRCUIT	L	Н	
Dn+1	Н	(BETWEEN Data Lines)	L	Н	<u>.</u>

FIG.8I

DA TA LINE	DRIVE SIGNAL	STATE	GATE INPUT	GATE OUTPUT
Dn		ОК	L	
Dn+1	Н	SHORT-CIRCUIT	Н	

FIG.8J

DA TA LINE	DRIVE SIGNAL	STATE		GATE OUTPUT
Dn	L	OK.	L	
Dn+1	Н	SHORT-CIRCUIT (L)	Ŀ	L

FIG.8K

DA TA LINE	DRIVE SIGNAL	STATE		GATE OUTPUT
Dn	لــا	SHORT-CIRCUIT (H)	Ι	
Dn+1	Н	OK	Н	L

FIG.8L

DA TA LINE	DRIVE SIGNAL	STATE	GATE INPUT	GATE OUTPUT
Dn	L.	SHORT-CIRCUIT (L)	L	н
Dn+1	Н	ОК	Н	''

